

Molecular Crystals and Liquid Crystals



ISSN: 1542-1406 (Print) 1563-5287 (Online) Journal homepage: http://www.tandfonline.com/loi/gmcl20

Numerical study on off-current features in an organic transistor by controlling electrode-overlap area

Dong-Seok Song, Hyeok Kim, Premkumar Vincent, Joonku Hahn, Jaehoon Park & Jin-Hyuk Bae

To cite this article: Dong-Seok Song, Hyeok Kim, Premkumar Vincent, Joonku Hahn, Jaehoon Park & Jin-Hyuk Bae (2016) Numerical study on off-current features in an organic transistor by controlling electrode-overlap area, Molecular Crystals and Liquid Crystals, 635:1, 67-73, DOI: 10.1080/15421406.2016.1200357

To link to this article: http://dx.doi.org/10.1080/15421406.2016.1200357



Full Terms & Conditions of access and use can be found at http://www.tandfonline.com/action/journalInformation?journalCode=gmcl20



Numerical study on off-current features in an organic transistor by controlling electrode-overlap area

Dong-Seok Song^{a,†}, Hyeok Kim^{b,†}, Premkumar Vincent^a, Joonku Hahn^a, Jaehoon Park^c, and Jin-Hyuk Bae^a

^aSchool of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea; ^bConstruction Equipment Technology Center, Korea Institute of Industrial Technology (KITECH), Gyeongsan, Republic of Korea; ^cDepartment of Electronic Engineering, Hallym University, Chuncheon, Republic of Korea

ABSTRACT

We investigate the effect of the source/drain-to-gate electrode overlap area on the off-current features in organic thin-film transistors (OTFTs). For the numerical simulation, we used 2-D Atlas, a device simulator based on a two-dimensional Technology Computer Aided Design (TCAD) software tool provided by Silvaco. Both channel and overlap lengths are varied from 1 μ m to 1000 μ m. The off-current decreases with increasing channel length, whereas variations in the overlap area show a negligible effect on both on- and off-state currents.

KEYWORDS

Numerical Study; Off-state features; Thin-film transistor; Electrode overlap

Introduction

Organic thin-film transistors (OTFTs) are one of the representative device types in the field of organic electronics and have attracted considerable attention due to their outstanding potential in various applications such as active matrix displays, sensors, smart cards, and radio frequency tags [1–4]. Many attempts to improve their performance have therefore been made during the last few decades. As a result of such an enormous amount of research effort, the on-state performance characteristics of these devices (e.g., mobility) have been sufficiently improved. However, because of the ever-increasing need for scaling down and increased integration levels, the off-state features have become increasingly important, and are now as crucial as the on-state characteristics [5]. As a result, the study of off-state properties is in the current research agenda. Some of this research work has recently discussed the effect of electrode overlap in the electrical characteristics of transistors with nanowire structures [6]. Similar studies have also been made for transistors based on vacuum processes, but the electrode overlap effect on transistors with other materials and structures, such as solution-processed flexible OTFTs, has not yet been studied in detail.

In this study, we systematically describe the effect of electrode overlap on OTFT performance through numerical simulations and investigate the relation between the electrode overlap effect and the off-current features at zero-frequency operation. The electrical characteristics were evaluated in a feasible range of both channel and electrode overlap lengths. We also

CONTACT Jaehoon Park payark@hallym.ac.kr payarkw.ac.kr payarkw.ac.kr payarkw.ac.kr payarkw.ac.kr payarkw

Color versions of one or more of the figures in the article can be found online at www.tandfonline.com/gmcl.

[†]These authors contributed equally to this work.




Figure 1. Schematic illustration of the simulated OTFT. Channel and source/drain to gate overlap lengths is varied 1 μ m, 10 μ m, 100 μ m, and 1000 μ m, respectively.

suggest some topics for further studies concerning the off-current features and the frequency behavior of OTFTs.

Simulation methodology

Figure 1 illustrates the structure of an OTFT device with a top-contact structure; the channel length is $L_{channel}$, and the source/drain-to-gate electrode overlap length is represented by Loverlap. The gate electrode and dielectric are made of p-doped polysilicon and SiO2, respectively; the gate dielectric is 100-nm thick. The source/drain electrodes are made of 10-nm thick gold thin film, with a work function of 5.1 eV. The properties assumed for the active layer are based on pentacene, which is a small molecule classic material that acts as a p-type organic semiconductor; its parameters are taken from [7–9]. In this study, the active layer was considered to be a p-doped semiconductor with a 1×16 cm⁻³ concentration; its detailed parameters are described in Table 1.

For the numerical simulation, we used Atlas, a two-dimensional Technology Computer Aided Design (TCAD) device simulator from Silvaco [10]. With Atlas, we can estimate the electrical characteristics of the device operation for a particular physical structure and bias condition, solving the Poisson and continuity partial differential equations, given in Equations (1) and (2) for the case of hole based conductivity:

$$\varepsilon \nabla^2 \psi = -pq \tag{1}$$

$$\frac{\partial p}{\partial t} = \frac{1}{q} \nabla \cdot J_p + G_p - R_p \tag{2}$$

Table 1. Simulation parameters for each material.

Region	Gate Dielectric	Source / Drain	Organic Semiconductor			
Material	SiO2	Gold	Pentacene			
Parameter	Relative permittivity	Work-function	Relative per- mittivity	Bandgap	Electron affinity	Effective Density of State of conduction (Nc) / valence band (Nv)
Value	3.9	5.1 eV	3.9	2.2 eV	2.8 eV	2·10 ²¹ cm ⁻³




Figure 2. Output characteristics (drain current versus drain voltage) of the simulated OTFT for various electrode overlap lengths; forward sweep of drain voltage (off to on) from 0 V to -40 V, at -10 V step increments of gate voltage from 0 V to -40 V. (a) 1 μ m, (b) 10 μ m, (c) 100 μ m, and (d) 1000 μ m channel length.

where ε is the relative permittivity, Ψ is the potential, p is the local hole density, q is the fundamental electronic charge, G_p is the charge generation rate, R_p is the charge recombination rate, and J_p is the current density. The current density, which depends on the drift and diffusion parameters, is given by Equation (3):

$$J_p = qp\mu_p F + qD_p \nabla p \tag{3}$$

where μ_p is the hole mobility, F is the electric field, and D_p is the hole diffusion coefficient.

Results and discussion

Figure 2 shows the output characteristics of the simulated OTFT for various channel and overlap lengths. Figures 2(a), 2(b), 2(c), and 2(d) are regarded as channel lengths of 1 μ m, 10 μ m, 100 μ m, and 1000 μ m, respectively. The same length values were considered for the electrode overlap, in each one of those cases. The output characteristics were measured in the forward sweep of drain voltage (off to on) from 0 V to -40 V, at -10 V step increments of gate voltage from 0 V to -40 V. The maximum absolute values of the drain current were 1059.1 μ A, 116.3 μ A, 11.8 μ A, and 1.2 μ A, for channel lengths of 1 μ m, 10 μ m, 100 μ m, and 1000 μ m, respectively, at -40 V of drain and gate voltages. These figures show a clear pinch-off and an ideal saturation behavior. From the MOSFET equation, the saturation drain current is inversely proportional to the channel length; the results therefore show good agreement with the theory. As can be seen, changing the electrode overlap area does not change the current values. This indicates that the on-state current is not affected by the electrode overlap; this can be explained by the distribution of electric field. When the carriers are injected from the thin-film electrode, they are injected almost from the edge of the electrode close to the channel




Figure 3. Transfer characteristics (log plot of absolute drain current versus gate voltage) of the simulated OTFT for various electrode overlap lengths; forward sweep of gate voltage (off to on) from 10 V to -40 V in -1 V increments with -40 V of drain voltage. (a) 1 μ m, (b) 10 μ m, (c) 100 μ m, and (d) 1000 μ m channel length.

because that is where the electric field is the strongest [11]. This electric field is strong enough to reduce the contact barrier and carriers are therefore injected from this part of electrode.

Figure 3 shows the transfer characteristics of the simulated OTFT for various channel and overlap lengths. As before, both the electrode overlap and channel length vary from 1 μ m to 1000 μ m. The transfer characteristics were obtained at a fixed drain voltage of -40 V, and the gate voltage was swept from 10 V to -40 V in -1 V increments. The on-state currents (in the 0 V to -40 V gate voltage range, approximately) did not noticeably differ between each other; the off-state currents (in the 10 V to 2 V of gate voltage), however, changed with varying overlap area, with the average current level increasing as the electrode overlap length increased. In this case, a changing bias may produce a different electric field distribution and, consequently, different carrier movements; this may affect the precision of the analysis. We therefore chose only one point, the zero-bias point with Vg - Vth = 0 V. At this threshold gate bias, the transistor is theoretically in the off-state condition.

Figure 4 shows the off-current behavior as a function of the channel length for various overlap lengths, at an effective gate voltage of 0 V. The obtained off-state current values were extracted at $V_g - V_{th} = 0$ V and each value are as follows: 1.28 μ A for 1 μ m, 60.32 nA for 10 μ m, 5.71 nA for 100 μ m and 0.57 nA for 1000 μ m channel length, respectively. From MOSFET theory, the drain current is inversely proportional to the channel length. This result means that the electrode overlap area does not affect the current features in thin-film structured transistors, where currents are only injected from the edge of the electrode in which the electric field is strongest [11].




Figure 4. Off-current versus channel length for different electrode overlap lengths, at an effective gate voltage of 0 V.

Figure 5(a) represents the conduction current density distribution in the simulated OTFT for $L_{channel} = L_{overlap} = 10 \ \mu m$, at the saturation bias point ($V_{drain} = V_{gate} = -40 \ V$). The scale is color coded in the legend: black for $10^0 \ A/cm^2$, grey for $10^{1.7} \ A/cm^2$, and white for $10^{3.5} \ A/cm^2$, respectively. This figure clearly shows that the current is injected at the edge of the




Figure 5. (a) Current density distribution in organic semiconductor (OSC), for $L_{channel} = L_{overlap} = 10~\mu$ m, $V_{drain} = V_{gate} = -40~V$; color coded density values. (b) Current density versus OSC depth at cut line (1). (c) Current density versus OSC depth at cut line (2). (d) Current density versus OSC depth at cut line (3).

electrode and moves vertically to the channel; after passing through the channel, it enters the other electrode edge, in a process identical to the one verified in the injection. For a more specific analysis, we took cross sections of the organic semiconductor (OSC) at three different cut lines: cut line (1) is completely within the electrode overlap, cut line (2) is at the edge of the electrode region, and cut line (3) is in the middle of channel, as shown in Figure 5(a). The cut lines start to the interface between the source/drain electrode and the OSC (0 nm) and end at the interface between the OSC and the gate dielectric (70 nm). Figure 5(b) shows the data for cut line (1); as can be seen, the current density is very small in this region, small enough to be disregarded. At the edge of the overlap (cut line (2), in Figure 5(c)), the current density exhibits much higher levels than the average levels of figure 5(b). Because of the channel, the current density in the 60-70 nm range (induced channel thickness) shows higher values than at OSC depths under 60 nm. We can see this more clearly in Figure 5(d), which corresponds to the middle channel cut line (3); in this case, the current densities at OSC depths above 60 nm present much higher values than the ones in Figure 5(c), while the current densities below the 60 nm depth behave in exactly the opposite way, presenting lower values than the ones in Figure 5(c).

Conclusion

We investigated the off-current features of OTFTs with varying channel and electrode overlap lengths, based on numerical device simulation. Variations in the electrode overlap area do not affect the on- and off-state current features; variations in the channel length, on the other hand, affect the off-current at zero-frequency operation. However, the characteristics of the OTFTs with various frequency will be distinct from the ones at zero-frequency, and remain open to further research. We hope that this study can help device designers understand the independency between the electrode overlap area and the current features in OTFTs at zerofrequency.

Acknowledgments

This work was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2014R1A1A2057057 and 2015R1D1A1A01057942). This work was also supported by the Industrial Strategic technology development program (10052641) funded by the Ministry of Trade, Industry & Energy (MI, Korea).

References

- [1] Someya, T., Kato, Y., Sekitani, T., Iba, S., Noguchi, Y., Murase, Y., Kawaguchi, H., and Sakurai, T. (2007). Proc. Natil. Acad. Sci., USA, 102, 104515.
- [2] Rotzoll, R., Mohapatra, S., Olariu, V., Wenz, R., Grigas, M., Dimmler, K., Shckekin, O., and Dodabalapur, A. (2006). Appl. Phys. Lett., 88, 123502.
- [3] Zhou, L., Wanga, A., Wu, S. C., Sun, J., Park, S., and Jackson, T. N. (2006). Appl. Phys. Lett., 88, 083502.
- [4] Tsukagoshi, K., Tanabe, J., Yagi, I., Shigeto, K., and Yanagisawa, K. (2006). J. Appl. Phys., 99, 064506.
- [5] Cao, Y., Steigerwald, M. L., Nuckolls, C., and Guo, X. (2010). Adv. Mater., 22, 20.
- [6] Naderi, A., Keshavarzi, P. (2012). Superlattices Microstruct., 52, 962.
- [7] Gupta, D., Jeon, N., Yoo, S. (2008). Org. Electron., 9, 1026.
- [8] Gupta, D., Hong, Y. (2010). Org. Electron., 11, 127.



- [9] Kim, H., Song, D. S., Kim, S. M., Jung, J. H., Kwon, J. H., Kim, D. K., Horowitz, G., Choi, M., Kang, I. M., and Bae, J. H. (2014). Sci. Adv. Mater., 6, 2483.
- [10] http://www.silvaco.com [accessed 29 March 2016]
- [11] Hlushkou, D., Perdue, R. K., Dhopeshwarkar, R., Crooks, R. M., and Tallarek, U. (2009). Lab Chip, 9, 1903.